Search - fpga edk

[VHDL-FPGA-Verilog] Busy_PeopleEDK

Description: 一个Xilinx FPGA上构架一个CPU软核，以提高整个系统的灵活性，和可扩展性,EDK快速学习代码-On a Xilinx FPGA soft-core architecture of a CPU to improve overall system flexibility, and scalability, EDK quick learning code
Platform: | Size: 2241536 | Author: | Hits:

[VHDL-FPGA-Verilog] EDK_lab_chinese

Description: Almighty-EDK开发套件是一款以Xilinx最新90ns工艺的Spartan3S700A FPGA为核心，以 USB2.0及RJ45，VGA，AC97接口应用为主要针对市场的产品，利用Almighty开发板上的高效低成本ADC及FPGA外围大容量SDR SDRAM、Nor Flash存储器，配合使用FPGA内部的乘法器单元、逻辑单元及MicroBlaze软核处理器，用户可以搭建强大的SOC应用平台，同时Almighty开发套件支持通过USB2.0/RS232等PC接口与计算机相连进行高速数据交互，无论是进行课题研究还是进行产品设计，无论是FPGA设计还是ASIC原型验证，Almighty功能及性能上都表现卓越。依元素科技为该项产品提供丰富的例程及培训支持，利用Almighty套件进行项目设计将是您的最佳选择-sdfhsdfhsdfhsfhserywfghsrey sh
Platform: | Size: 1842176 | Author: 林 | Hits:

[VHDL-FPGA-Verilog] uC_OS-II-Porting-to-S3E

Description: 在Spartan-3 Starter上移植μC/OS-II的完整笔记，也可作为EDK环境下所有其他型号FPGA的μC/OS-II移植参考-COM609_μC_OS-II Porting to Spartan-3 Starter Board
Platform: | Size: 2452480 | Author: 何锐 | Hits:

[VHDL-FPGA-Verilog] spi_flash

Description: FPGA中的EDK中实现对spi_flash的读写操作，程序适用于flash型号为N25Q128，当然将头文件中的flash参数修改后，即可用于其它flash-EDK in the FPGA to read and write operations of spi_flash procedure applies to the flash model N25Q128 , of course, modify the header files in the flash parameters can be used for other flash
Platform: | Size: 6144 | Author: 于习 | Hits:

[Windows Develop] Xedk_for_busyI

Description: XILINX 出品 EDK快速学习资料。 EDK在 Xilinx FPGA上构架一个CPU软核，以提高整个系统的灵活性，和可扩展性。 -XILINX produced the EDK rapid learning materials. EDK Xilinx FPGA architecture of a CPU soft core in order to improve overall system flexibility, and scalability.
Platform: | Size: 2242560 | Author: 包裹 | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] Busy_PeopleEDK

[VHDL-FPGA-Verilog] EDK_lab_chinese

[VHDL-FPGA-Verilog] uC_OS-II-Porting-to-S3E

[VHDL-FPGA-Verilog] spi_flash

[Windows Develop] Xedk_for_busyI

[Industry research] Lab02-Adding_EDK_IP_13_1_1

[Com Port] my_spi_done

[VHDL-FPGA-Verilog] uartsample

CodeBus www.codebus.net